Multi-level converters, on the other hand, have some disadvantages associated with their use, such as the complexity of the control systems, increasing the number of power electronic devices, and increasing the asymmetry of the capacitor voltages during charge and discharge [4] [5] [6] [7] [8] . However, the trend toward increasing the speed of electronic processors and the steady decrease in the cost of power electronic devices, coupled with the ability to implement advanced modulation methods such as the SVPWM, encourage engineers to ignore the disadvantages of multi-level converters. There are three different multi-level voltage source converters: diode-clamped, flying capacitor, and cascade Hbridge. For the same voltage level, there are fewer capacitors in a diode-clamped multi-level converter than in the other multi-level converters, making it much more cost-effective than other two converters. When there are three voltage levels, a three-level diode-clamped converter is referred to as a neutral point clamped (NPC). With respect to the fact that an appropriate choice of switching strategy for SVPWM effectively reduces the low order harmonics, a novel and optimized switching strategy for SVPWM has been proposed for the first work in this chapter in order to mitigate some low order harmonics in the NPC voltage source inverter [9] [10] [11] [12] [13] . Depending on its application, a SMES device is controlled in two ways: first, the transmitted active and reactive power to the network is controlled using a NPC voltage source inverter and the capacitor voltage is stabilized using a chopper. In the second approach, the NPC voltage source inverter controls the transmitted reactive power to the network while stabilizing the capacitors voltage and the chopper controls the transmitted active power to the network. It should be noted that if the capacitors voltage is stabilized during all switching operations, low-capacity capacitors can be used in the SMES system, resulting in a lower cost of configuration. The voltage variation in low-capacity capacitors is faster during the course of supplying the power network by the SMES; consequently, a controller with a differential part, i.e. PID, will make the capacitor's voltage unstable and will transmit any noise to the power electronic devices of the chopper. Thus, PI controllers are used in this study to stabilize the capacitors voltage of the SMES by generating the real-time duty cycles of the three-level chopper in different operation modes. Stabilization of capacitors voltage will correct any imbalance due to asymmetry within the SMES circuit and its operation. Power quality is involved with a wide range of electromagnetic phenomena such as transient state, short-and long-term variations, voltage imbalance and variations, wave distortion, and frequency oscillations in power systems. In fact, the magnitude of variations in voltage, current, and frequency within power systems determines the power quality. In recent years, the voltage quality has been hailed as the most important index of power quality. Among voltage quality indicators, voltage sag has been shown to be especially important; voltage sag is defined as a temporary voltage drop that lasts between 0.5 and 30 cycles, and has a typical magnitude of 0.1 to 0.9 per unit range [14] , [15] . A voltage sag can cause the same amount of downtime as a complete loss of power, especially if, for example, machines need to be rebooted or production processes need to be restarted. This issue poses a major challenge when estimating the economic cost of power interruptions and power-quality events. One way to compensate for voltage sag is to use VSI SMES, which is studied as a second work in this chapter by proposing a novel compensation algorithm. So this chapter presents a novel and optimized switching strategy and control approach for a three-level two-quadrant chopper in a three-level Neutral point clamped (NPC) voltage source inverter (VSI) superconducting magnetic energy storage (SMES). Using the proposed switching strategy, the voltage of the inverter capacitors in SMES can be independently controlled; also, the minimum power and switching losses -as well as the proper convection -can be achieved using this same strategy. The simulation results indicate that when combined with a proportional-integral (PI) control approach the proposed switching strategy can be easily implemented in the power networks and can balance and stabilize the multi-level inverters' capacitor voltage level. The voltage variation of the capacitors in the steady state condition is less than (0.062%) which is 15 times better than the IEEE standard requirement (1%). To investigate the effectiveness and reliability of the proposed approach in stabilizing capacitor voltage, SMES performance using the presented approach is compared with that of SMES when the capacitors of the three-level inverter are replaced with equal and ideal voltage sources. This comparison is carried out from the power quality point of view and it is shown that the proposed switching strategy with a PI controller is highly reliable [16] - [17] . Considering that the Space Vector Pulse Width Modulation (SVPWM) is highly effective in decreasing low order harmonics, this article utilizes this type of modulation when it is combined with the most optimized switching strategy. In addition, this chapter proposes a new algorithm for SMES to compensate the voltage sag in the power networks. Simulation results show that the VSI SMES, when combined with the proposed algorithm, is able to compensate the voltage sag and phase voltage in less than one cycle, which is 5 times better than other voltage sag compensators. Fig. 2 shows a case study in which a three-level NPC inverter supplies the three phase power network. A filter is used between the inverter and the power network to eliminate the high order harmonics; it is noted that parts of the low order harmonics are mitigated by applying SVPWM. Different switching states of the three-level NPC inverter are shown in Table 1 : 1 and 0 indicate the on/off states of the switches, respectively. As seen in this table, in order to prevent a capacitor leg short-circuit, all switches in a leg are never turned on simultaneously.
Switching strategies of the three-level NPC inverter
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Assuming that the inverter output voltage is balanced and symmetrical:
Replacing (2) in (3) results in:
Also, substituting (1) and (4) in (2) gives: 
Using (7) and the values of (,,) abc CCC that are given in Table 1 , 27 space vectors are obtained; the corresponding space vector plan is shown in Fig. 3 and shows that the vectors 14 7 ,, VVand 0 V will short-circuit the load. In fact, these vectors are zero voltage vectors in the space vector plan; the other space vectors are active vectors. The active vectors 21 V to 
The projection of the vectors in (9) many different switching strategies can be presented. The authors of the present work demonstrated that, in order to minimize THD in the inverter output voltage, the zero vectors should be distributed at the beginning, middle, and end of the switching periods in each sector whenever possible, [23] - [24] . Also, to minimize the switching losses, this distribution should be performed so that the minimum number of displacements in the switching states in each switching period of each sector occurs. The switching strategy of the space vector pulse width modulation is shown in Table 3 ; this strategy is based on the 24 triangles that were generated in the large hexagon as previously indicated. This switching strategy is implemented such that both the minimum THD and the minimum switching losses are realized. Note that aij C in this table indicates the switching states in the inverter leg-a at sector i in triangle j. It should also be noted that the operation time of the vectors of each triangle in this switching strategy is determined by the times indicated in each triangle shown in Fig. 3 . The switching strategy shown in Table 3 is the most appropriate strategy among the other switching strategies of the SVPWM [23] 
A novel switching strategy for the two-quadrant three-level chopper
As was previously discussed, the SMES control methods for stabilizing capacitors voltage depends upon the power networks. In the first control approach, the transmitted active and reactive power to the network is controlled by a NPC voltage source inverter, while the capacitors voltage is stabilized using a chopper. This approach is used to investigate the interaction between the SMES and the power networks. This control approach is easily implemented if an optimized and appropriate switching strategy for the chopper is defined; 5 shows a two-quadrant three-level chopper that was studied in this work. In Table 4 , all possible switching states in the three-level chopper as well as the SMES coil current path are provided. One of the main requirements for the switching strategy of the multi-level choppers is to minimize both the switching losses and the frequency in order to eliminate the need for high frequency electronic switches. Moreover, minimization of the power loss is obtained by minimizing the number of on-switches with the minimum ontime in each switching period. Therefore, the switching states in which each chopper switching period creates the minimum number of displacements in the switching states are selected as the best states for the SMES coil charge and discharge modes. The optimum switching states are highlighted in Table 4 ; other switching states that do not satisfy the aforementioned conditions were not used [28] . Table 4 . Switching states in a two-quadrant three-level chopper Another requirement in the switching strategy of the multi-level choppers is the independent action of the capacitors voltage controllers. The switching strategy that satisfies the two cited requirements is outlined in Table 5 . The charge and discharge modes (CM and DM) in Table 5 are obtained from the proper states in Table 4 , assuming that the chopper switching period is 2 ch T . Note that o T and u T are, respectively, the operation times that the voltage of the upper and lower capacitors are connected to the positive and the negative polarities of the load during the charge and the discharge modes. Also, z T is the chopper operation time when the load is short circuit; this occurs at both the charge and discharge modes. Hence, the duty cycles of the chopper can be defined as follows: Table 5 shows that in the charge and the discharge modes, + ou dd is always less than one, which means that the required time for compensating the capacitor voltage to the reference voltage is less than a single switching period of the chopper. In other words, if + ou dd is more than one, the required time for the compensation of the capacitors voltage to the reference voltage will be more than a single switching period of the chopper. In this case, the compensation of the capacitors voltage to the reference voltage should be performed simultaneously. The fast charge and discharge (FCM and FDM) modes have www.intechopen.com been considered for this case; note that in changing from the fast charge mode to the charge mode, or from the fast discharge mode to the discharge mode and vice versa, the minimum number of switch displacements of each chopper switching period occurs, resulting in a minimum of switching losses presenting an advantage of the proposed switching strategy. 
Chopper duty cycle controller design
In this section, a block diagram for generating the duty cycle of CM and FCM is presented (Fig. 6) . To enhance the system dynamic response when balancing the capacitors voltage, it is necessary to ensure that the capacitors voltages are equal prior to connecting the inverter to the power network. To achieve this, the voltages of the upper and the lower capacitors are compared with the reference voltage, which is assumed to be 0.5 dc V , as seen in Fig. 6 . Subsequently, the difference in the voltages is passed through the limiters with [0 0.5] interval. These limiters work so that each capacitor is charged for only 50% of the switching period; in fact, the outputs of these limiters can only produce the charge mode (CM). After connecting the inverter to the power network, the PI controllers begin operating and the voltage errors are fed to these controllers. Using the signal holders, the outputs of the PI controllers are sampled every 2 ch T period. The signal holders with a 2 ch T sampling time are used to avoid abrupt variations in the duty cycles. If the duty cycles vary abruptly, the turn on/off times should be zero, but this is practically impossible. The signal holder outputs are passed through the limiters with [0 1] interval; these limiters can produce both the charge and the fast charge modes (CM, FCM). T , and by using the Embedded MATLAB Functions shown in Fig. 6 , the various modes of the chopper (CM, FCM, DM, and FDM) can be determined. Finally using these modes, the corresponding switching strategies are applied to the chopper switches based on Table 5 .
Simulation results of the switching strategy of the three-level chopper
In this section, the strategies presented in sections 2 through 4 are simulated using MATLAB® software. The power network to which the SMES is connected is shown in Fig. 7 and was modeled using the M-file in MATLAB®. The power network and the SMES parameters are given in Appendix I. In Fig. 8 , the SMES performance using the developed approaches is compared with that of the SMES when the capacitors of the three-level NPC inverter are replaced with equal and ideal voltage sources (SMES with ideal VSI). These comparisons are from the perspective of the THD and the DF of the inverter output line voltage. As seen in this figure, the www.intechopen.com performance of the SMES using the chopper duty cycle controller is the same as that of the SMES with an ideal VSI. Figure 9 . This is because PI controllers have been regulated for this modulation index; in short, the variation of the capacitor voltage depends on both the modulation index and the parameters of the PI controllers. Therefore, in order to obtain the best results, it is recommended that the parameters of the PI controllers be deregulated for each modulation index. Embedded MATLAB function, and after this time, both the CM and the FCM modes have been selected as well. Also, as observed in Fig. 11a , the voltage of the fdc C is important in stabilizing the voltage of the SMES coil; Fig. 11b shows that in steady state condition, only the CM mode occurs for this power network. Fig. 12 shows the voltage variation of the capacitors; the initial voltages of the capacitors 1 C and 2 C were 9800 [ ] V and 9500 [ ] V , respectively. As noticed in Fig. 12 , the proposed switching strategy properly stabilizes the capacitors voltage before and after connecting the inverter to the power net-work. In Fig. 12 , the voltage variations of the capacitors in the steady state condition, as can be verified in Fig. 9 , is less than 6.25 [ ] V (0.062%) Compared with the values defined in the IEEE standard specifications and obtained in [27] (i.e. 1% ), this value has been reduced approximately 15 times. The parameters of the PI controllers, as seen in Appendix I, should be independently tuned for the upper and lower capacitors. This is because when using the SVPWM, the upper and the lower capacitors are not discharged at the same rate; consequently, the number of the PI controllers should be equal to that of the level of the inverters, and the parameters of each PI controller should be independently tuned. In fact, using this approach, the voltage of the inverter capacitors can be stabilized even when the power network is asymmetric and unbalanced. To verify the simulation results obtained by the proposed switching strategy given in Tables 3 and 4 , and that their magnitudes are S T and ch T , respectively. In Fig. 15 , the steady state line voltage and the current of loads 2 and 3 are shown. Fig. 16 shows the steady state line voltage and the current of the inverter prior to filtering.
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Comparisons of Figs. 15 and 16 show that the AC passive filter successfully filters out the current and the voltage harmonics that are produced by the inverter at the load terminals. Fig. 13 . Part of the proposed switching strategy for the inverter using the SVPWM 
Voltage sag compensation algorithm
Here, a new algorithm is presented to compensate the sag voltage in an R-L load using SMES. Fig. 17 shows the configuration of the studied power network, the R-L loads, and the SMES. (14) and (15), and by using the power flow that considers only the effect of the SMES system, the values of the a m and inv ϕ for applying to the threelevel NPC inverter can be calculated. 
Simulation rsults and dscussion
The power network shown in Fig. 17 was simulated using MATLAB software; the parameters used in this figure are the same as those defined in Fig. 7 , and the parameters for the generators are provided in Appendix I; in addition, the sag compensation of the voltage for load 2 using the SMES is shown in Fig. 19 . In this study, the voltage of the generator drops to 0.5 [ . .] p u ; in Fig. 19a , the voltage immediately decreases at 0.5 = t
[sec] from its full value to the sag value in essentially zero time, while in Fig. 19b , the same observation occurs during one cycle in ramp rate. In Figs. 19a and b, the Compensator begins sampling the magnitude and phase of the voltage of load 2 after one cycle and again after three cycles of voltage sag, respectively. As can be seen in this figure, the SMES successfully uses the proposed algorithm and compensates the load voltage in less than one cycle. Performance comparison shows that the dynamic response time of the SMES using the proposed algorithm when compensating for the voltage sag is 5 times faster than that which is presented in [32] , and is equal to the responses obtained by the current source inverter (CSI) SMES presented in [33] - [36] . To study the active and reactive powers at steady state, in all other figures that are presented in this section, the Compensator is regulated to begin measuring and compensating after three cycles of the voltage sag. 
Conclusion
In this study an appropriate switching strategy for the NPC VSI with several advantages for the SMES regarding its ability to improve the performance of this device was presented. Some advantages of using this strategy for the NPC VSI presented in this chapter include: www.intechopen.com
